

#4





FIG.2(A)








FIG. 3A-1










FIG. 3B-2








FIG. 5(B)





FIG. 6






FIG. 8(A)




FIG. 8(B)





FIG. 9(B)







FIG. I O











FIG. 12














FIG. 18






FIG. 19








FIG.22




FIG.23




FIG.24




FIG. 25





FIG. 26






FIG.28




FIG.29






FIG.3 I




FIG.32




FIG.33






FIG.34














FIG.38








Access Start Data Transfer Default State FIG.4 1

















FIG.48

Any signal




FIG.49






FIG.50





enable[1]

addr[7:0]

data[7:0]


enable[1]

addr[9:0]


data[7:0]

rw

rw













FIG.55











FIG.59






FIG.61





FIG.62



This looks like an MPEG picture start




FIG.64



FIG.65








FIG.66









Buffer limit

Region of buffer holding valid data

Buffer length

Buffer read

Buffer number

Defined limits of one buffer
buffer

Physical limit of the DRAM array

FIG.7 I






FIG.72





$$horiz_macroblocks = \frac{horiz_pels + 15}{16}$$

$$vert_macroblocks = \frac{vert_pels + 15}{16}$$

FIG.75





FIG.76






FIG.78

Scale factor




FIG.79









FIG.80

























FIG.89











FIG.92







1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97

DATA 00 DATA 00	DATA 00	DATA 00	DATA 01	DATA 02
--------------------	---------	---------	---------	---------

DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02

FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
L			L				

59	58	59	60	61	62	63	64
	1	1		<u> </u>		L	

FIG.99





FIG. 100








FIG. 102








FIG. 105

DATA 00 DATA 00	DATA 00	DATA 00	DATA 01	DATA 02
--------------------	---------	---------	---------	---------

DATA 00

DATA 00

DATA 00

DATA 00

DATA 01

DATA 01

FIG. 106





FIG. I 07



DRAM_data[31:0]





FIG. I I

TIME






FIG. 113

Any signal







FIG. 1 14





Any other signal










FIG.118








FIG. 121A

FIG. 121B




FIG. 122







FIG. 123










FIG. 127




FIG. 128




FIG. 129




FIG. 130




FIG. 131





FIG. 132






FIG. 135




FIG. 137




FIG. 138





FIG. 136







FIG. 140






FIG. 142




FIG. 143




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151






FIG. 152

Read Cycle



Write Cycle






FIG. 155





FIG. 156








FIG. I 58





BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

OGIIII GIIIE											
00	01	02	03	04	05	06	07	80	09	OA]	OB
OC.	OD	ŌĒ	OF	10	11	12	13	14	15	16	17
18	19	1 A	1R	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35		37	38	39	3A	3B
1	30	3F	3F	40	41	42		44	45	46	47
148	49	4A	4B		4D	4E	4F	50	51	52	53
54	55	56					5B	5C	5D	5E	5F
160	61	62				66		68	69	6A	6B
186	60		6F	70	71	72	73	74	75	76	77
186	30	7A	7B	170	7D	7Ē	7F		81	82	83
1/8	79	1					8B				8F
84	85	86	87	IRR	89	ıδA	OD	100	100	IOC	101

FIG. 161A

COMPONENT1 OFFSET 0x100 +


COMIT CITETITIS TO THE							
00	01	02	03	04	05		
06	07	08	09	OΑ	OB		
oc	OD	OE	OF	10	11		
12	13	14	15	16	17		
18	19	1A	1B	1C	1D		
1F	1F	20	21	22	23		


FIG. 161B

COMPONENT1 OFFSET 0x200 +


1	00	01	02	03	04	05
	06	07	80	09	OA	OB
	oc	OD	0E	OF	10	11
			14			
	18	19	1A	1B	1C	1D
	1F	1F	20	21	22	23

FIG. 1610








BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D FIG-1 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A FIG. I 63B











FIG. 167






FIG. 169